Application No. 10/613,776 Substitute for Form 1449/PTO 7/2/2003 Filed **INFORMATION DISCLOSURE** Srinivasan, Varadarajan First Inventor STATEMENT BY APPLICANT 2661 26/6 **Art Unit** SAI-MING **Examiner** Page 1 of 2 Atty. Docket No. NLMI.P213

	Non Patent Literature Documents			
Examiner Initials	Name of Author, Title of Item, Date, Page(s), Volume-Issue Number(s), Publisher, City and/or Country where Published	Trans lation		
/S.C./	Efficient Fair Queuing Using Deficit Round Robin, M. Shreedhar, George Varghese, (Specific date of publication unknown at least prior to 7/2/2003)			
/S.C./	genFlow OC-48c Multiprotocol Traffic Management Coprocessor, Acorn Networks, (Specific date of publication unknown at least prior to 7/2/2003)			
/S.C./	genFlow OC-48c CAN2500gF OC48c Multiprotocol Traffic Management Coprocessor, Acorn Networks, (Specific date of publication unknown at least prior to 7/2/2003)			
/S.C.	Hierarchical Packet Fair Queueing Algorithms, Jon C.R. Bennett, Hui Zhang, (Specific date of publication unknown at least prior to 7/2/2003)			
/S.C./	Traffic Stream Processor MXT 4400, Conexant, (Specific date of publication unknown at least prior to 7/2/2003)			

Examiner	/Sai Ming Chan/	Date	06/08/2007
Signature	_	Considered	

^{*}Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw a line through citation if not in conformance and not considered. Include a copy of this form with next communication to applicant.

Substitute for Form 1449/PTO

INFORMATION DISCLOSURE
STATEMENT BY APPLICANT
Page 2 of 2

Application No. 10/613,776
Filed 7/2/2003

First Inventor Srinivasan, Varadarajan

Art Unit 286+ 26/6

Examiner SAI-MING CHAIN

Atty. Docket No. NLMI.P213

Non Patent Literature Documents			
Examiner Initials	Name of Author, Title of Item, Date, Page(s), Volume-Issue Number(s), Publisher, City and/or Country where Published	Trans- lation	
/S.C./	WF2Q: Worst-case Fair Weighted Fair Queueing, Jon C.R. Bennett, Hui Zhang. (Specific date of publication unknown at least prior to 7/2/2003)		
/S.C./	What is a Network Processor?, Vitesse Semiconductor Corp., (Specific date of publication unknown at least prior to 7/2/2003)		

Examiner	/Sai Mina Chan/	Date	06/08/2007
Signature	/Sai Ming Chan/	Considered	00/00/2007

^{*}Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw a line through citation if not in conformance and not considered. Include a copy of this form with next communication to applicant.

Substitute for Form 1449/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

Page 1 of 5

Application No.	10/613,776
Filed	7/2/2003
First Inventor	Srinivasan, Varadarajan
Art Unit	2681 2616
Examiner	SAI-MING CHAN
Atty. Docket No.	NLMI.P213

Original

Nuil Pacono		
Examiner Initials	Name of Author, Title of Item, Date, Page(s), Volume-Issue Nu(5), Fucilisher, City and/or Country where Published	Trans- lation
/S.C.	Advanced Traffic Management for Multiservice ATM Networks, www.net.com, Pub. Dec. 15, 2000, (12/15/00), 22 pgs.	
/S.C.	Agere Ads Additional PaloadPlus Processor to Product Line, Agere Press Release, November 29, 2000 (11/29/00), 3 pgs.	:
/S.C./	Architecture and Design of Function Specific Wire-Speed Routers for Optical Internetworking, published by Entridia Corp., December 6, 2000 (12/6/00), 60 pgs.	
/S.C./	ATLAS I: A General-Purpose, Single-Chip ATM Switch with Credit-Based Flow Control, IEEE Hot Interconnects IV Symposium Proceedings, Standford, CA, Pub. August 15-17, 1996, 11 pgs.	
/S.C./	CSIX-L1:Common Switch Interface Specification-L1, published by CSIX, August 5, 2000(8/5/2000), 72 pgs.	

Examiner		Date	06/08/2007
Signature	/Sai Ming Chan/	Considered	

^{*}Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw a line through citation if not in conformance and not considered. Include a copy of this form with next communication to applicant.

Substitute for Form 1449/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

Page 1 of 5

Application No.	10/613,776
Filed	7/2/2003
First Inventor	Srinivasan, Varadarajan
Art Unit	2681 2616
Examiner	SAI-MING CHAN
Atty. Docket No.	NLMI.P213

	Non Patent Literature Documents		
Examiner Initials	Name of Author, Title of Item, Date, Page(s), Volume-Issue Number(s), Publisher, City and/or Country where Published	Trans- lation	
/S.C.	Advanced Traffic Management for Multiservice ATM Networks, www.net.com, Pub. Dec. 15, 2000, (12/15/00), 22 pgs.		
/S.C.	Agere Ads Additional PaloadPlus Processor to Product Line, Agere Press Release, November 29, 2000 (11/29/00), 3 pgs.		
/S.C./	Architecture and Design of Function Specific Wire-Speed Routers for Optical Internetworking, published by Entridia Corp., December 6, 2000 (12/6/00), 60 pgs.		
/S.C./	ATLAS I: A General-Purpose, Single-Chip ATM Switch with Credit-Based Flow Control, IEEE Hot Interconnects IV Symposium Proceedings, Standford, CA, Pub. August 15-17, 1996, 11 pgs.		
/S.C./	CSIX-L1:Common Switch Interface Specification-L1, published by CSIX, August 5, 2000(8/5/2000), 72 pgs.		

Examiner Signature	/Sai Ming Chan/	Date Considered	06/08/2007

^{*}Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw a line through citation if not in conformance and not considered. Include a copy of this form with next communication to applicant.

Substitute for Form 1449/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

Page 2 of 5

Application No.	10/613,776
Filed	7/2/2003
First Inventor	Srinivasan, Varadarajan
Art Unit	2681 2616
Examiner	SAI-MING CHAN
Atty. Docket No.	NLMI.P213

	Non Patent Literature Documents		
Examiner Initials	Name of Author, Title of Item, Date, Page(s), Volume-Issue Number(s), Publisher, City and/or Country where Published	Trans- lation	
/S.C./	Efficient Fair Queuing Using Deficit Round Robin, M Shreedhar, George Varghese, Pub. Date Unknown, 12 pgs.		
/S.C./	genFlow CAN-2500gF OC48c Multiprotocol Traffic Management Coprocessor, Acorn Networks, Pub. Date Unknown, 4 pgs.	!	
/S.C./	genFlow OC-48c Multiprotocol Traffic Management Coprocessor, Acorn Networks, Pub. Date unknown, 4 pgs.		
/S.C./	Hierarchical Packet Fair Queueing Algorithms, Jon C.R. Bennett, Hui Zhang, Pub. Date Unknown, 14 pgs.		
/S.C./	iFlow Networking using Smart Memory Technology, Silicon Access Networks, Pub. Oct. 2000, 10 pgs.		
/S.C./	Implementation of ATLASI: a Single-Chip ATM Switch with Backpressure, IEEE Hot Interconnects IV Symposium Proceedings, Standford, CA, Pub. August 13-15, 1998, 12 pgs.		
/S.C./	Introduction to ATM Traffic Management, www.net.com, Pub. Dec. 15, 2000 (12/15/00), 15 pgs.		
/S.C./	Network Processing New Concepts Using Smart Memory Technology, Silicon Access Networks, Publ. October 2000, 7 pgs.		
/S.C./	Orologic's Traffi-Shaping Chip Set Handles ATM, IP, TechWeb.com, Nov. 30, 2000 (11/30/00), 2 pgs.		

Examiner	10 - 111 - 01 1	Date	06/08/2007
Signature	/Sai Ming Chan/	Considered	00/00/2007

^{*}Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw a line through citation if not in conformance and not considered. Include a copy of this form with next communication to applicant.

10/613,776 Application No. Substitute for Form 1449/PTO 7/2/2003 Filed INFORMATION DISCLOSURE Srinivasan, Varadarajan First Inventor 2661 2616 **Art Unit** STATEMENT BY APPLICANT SAI-MING CHAN **Examiner** Page 3 of 5 Atty. Docket No. **NLMI.P213**

	Non Patent Literature Documents	
Examiner Initials	Name of Author, Title of Item, Date, Page(s), Volume-Issue Number(s), Publisher, City and/or Country where Published	Trans- lation
/S.C./	PaceMaker 2.4 (formerly QoSCore, Orologic Press Release, Nov. 30, 2000 (11/30/00) 1 page	
/S.C./	PaceMaker 2.4 OC-48 Traffic Management Engine, Vitesse Semiconductor Corp., Pub 2000, 2 pgs.	
/S.C./	PayloadPlus Routing Switch Processor, Lucent Technologies, April 2000, 6 pgs.	
/S.C./	PMC-Sierra's ATM Chip Set Provides the Traffic Management and Switch Fabric Core for Ericsson's AXD 301 ATM Switch, PMC-Sierra, Publ. December 12, 2000 (12/12/00), 10 Pgs.	
/S.C./	Scalable Harware Earliest-Deadline-First Scheduler for ATM Switching Networks, 18th IEEE Reeal-Time Systems Symposium, Pub. 1997, 9 pgs.	
/S.C./	Simulation Sutdy of Statistical Delays in an ATM Switch Using EDF Scheduling, Dept. of Computer Science, North Carolina State University, Pub. June 24, 1999 (6/24/99), 25 pgs.	
/S.C./	Smart Memory Technology in the MAN, Silicon Access Networks, Pub. October 2000, 6 pgs	
/S.C.	Smart Memory Technology Target Markets, Silicon Access Networks, Pub. October 2000, 5 pgs.	
/S.C./	Start-time Queuing: A Scheduling Algorithm for Integrated Services Packet Switching Networks, Pawan Goyal, Harrick M. Vin and Haichen Cheng, Distributed Multimedia Computing Laboratory, Dept. Computer Sciences, University of Texas at Austin, Pub. 1996, 12	

Examiner	(Co. Mina Chan)	Date	06/08/2007
Signature	/Sai Ming Chan/	Considered	00/00/2007

^{*}Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw a line through citation if not in conformance and not considered. Include a copy of this form with next communication to applicant.

Substitute for Form 1449/PTO

INFORMATION DISCLOSURE
STATEMENT BY APPLICANT
Page 4 of 5

Application No. 10/613,776
Filed 7/2/2003

First Inventor Srinivasan, Varadarajan

Art Unit 2661 26/6

Examiner SAI-MING CHAN

Atty. Docket No. NLMI.P213

	Non Patent Literature Documents			
Examiner Initials	Name of Author, Title of Item, Date, Page(s), Volume-Issue Number(s), Publisher, City and/or Country where Published	Trans- lation		
/S.C./	Statistical Delay Bounds Oriented Packet Scheduling Algorithms in High Speed Networks, by Kai Zhu, North Carolina State University, Pub. 2000, 6 pgs.			
/S.C./	Traffic Scheduling in Packet-Switched Networks: Analysis, Design and Implementation, university of California, Santa Cruz, Pub. June 1996 (6/1996), 107 pgs.			
/S.C./	Traffic Stream Processor MXT 4400, Conexant, Pub. Date Unknown, 5 pgs.			
/S.C./	Vitesse Announces Industry's First OC-48c Traffic Management Engine, Vitesse Semiconductor Corp., Sept. 28, 2000 (9/28/00), 2 pgs.			
/S.C./	Vitesse Announces Industry's First OC-48c Traffic Management Engine, Orologic Press Release, Nov. 30, 2000 (11/30/00) 2 pgs.			
/S.C./	WAN Fast Intelligent Router, Silicon Access Netowrks, Pub. Oct. 23, 2000 (10/23/00) 4 pgs.			
/S.C./	WF2Q: Worst-case Fair Weighted Fair Queueing, Jon C.R. Bennett, Hui Zhang, Pub. Date Unknown, 9 pgs.			
/S.C./	What is a Network Processor?, Vitesse Semiconductor Corp., Pub Date Unknown, 4 pgs.			
/S.C./	Wire Speed Quality of Service Over Ethernet, Switchcore, Pub. May 8, 2000 (5/8/00), 19 pgs.			

Examiner	/Sai Ming Chan/	Date 06/08/2007
Signature	, our ming orials	Considered 00/00/2007

^{*}Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw a line through citation if not in conformance and not considered. Include a copy of this form with next communication to applicant.

On halfful to Constitution Add ANDTO	Application No.	10/613,776
Substitute for Form 1449/PTO	Filed	7/2/2003
INFORMATION DISCLOSURE	First Inventor	Srinivasan, Varadarajan
STATEMENT BY APPLICANT		2681 2616
	Examiner	SAI-MING CHAN
Page 5 of 5	Atty. Docket No.	NLMI.P213

Non Patent Literature Documents		
Examiner Initials	Name of Author, Title of Item, Date, Page(s), Volume-Issue Number(s), Publisher, City and/or Country where Published	Trans- lation
/S.C.	ZettaCom Delivers In-Service System Scalability with Highly Integrated OC-192 Hybrid Switch Fabric, biz.yahoo.com, Pub Nov. 11, 2000 (11/29/00), 2 pgs.	
/S.C./	Zettacom: Hurry Up and Wait, www.lightreading.com, Pub. Nov. 29, 2000 (11/29/00), 2 pgs.	

Examiner		Date	06/08/2007
Signature	/Sai Ming Chan/	Considered	00/00/2007

^{*}Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw a line through citation if not in conformance and not considered. Include a copy of this form with next communication to applicant.